

IN THE CLAIMS:

1-5. (canceled).

6. (currently amended) The A method, of claim 1 for recognizing a pattern in an RTL description of an integrated circuit (IC) design, comprising:

a) identifying a pattern correspondence element in a pattern instance;

b) building a pattern tree corresponding to the pattern instance;

c) defining a list of candidate design correspondence elements in a design instance of the IC,
wherein rare design correspondence elements are chosen for comparison at a higher
priority; and

d) iteratively, for each design correspondence element in said list of candidate design
correspondence elements, comparing each rank in a tree representation of said design
instance built around said each design correspondence element with corresponding rank in
said pattern tree.

7-10. (canceled).

11. (currently amended) The method of claim [[1]] 6, wherein the pattern tree is built using a
sub-process comprising:

a) iteratively, for each node starting from said pattern correspondence element building a child
node list;

b) for each node in said child node list, setting a rank level of said each node; and c) sorting
said child node list.

12. (original)The method of claim 11, wherein a parent node is attached to said child node
list of said parent node.

13. (original)The method of claim 12, wherein said child node list comprises a list of fanin terminals.
14. (original)The method of claim 11, wherein said fanin terminals comprise a list of input terminals.
15. (original)The method of claim 12, wherein said child node list comprises a list of fanout terminals.
16. (original)The method of claim 15, wherein said fanout terminals comprise a list of output terminals.
17. (original)The method of claim 11, wherein said rank level is a number of terminal steps from said pattern correspondence element to a node having the rank.
18. (original)The method of claim 17, wherein said terminals include at least one of fanin terminals and fanout terminals.
19. (original)The method of claim 11, wherein said rank level is set to a rank level of a parent node of said child node list incremented by one.
20. (original)The method of claim 19, wherein said rank level of the root of said pattern tree is set to zero.
21. (original)The method of claim 19, wherein said sorting comprises a lexical sorting.

22. (currently amended)The method of claim ~~[[7]]~~ 6, wherein the comparing is performed using a sub-process comprising:

- a) selecting a rank from the tree representation of said design instance to be matched;
- b) iteratively, for each node with the selected rank building a child node list;
- c) sorting said child node list;
- d) building a list of pattern nodes with the selected rank;
- e) matching between said list of pattern nodes and said child node list; and,
- f) repeating said steps a) through e) for all ranks in said design instance.

23. (original)The method of claim 22, wherein said child node list comprises terminals of said design instance.

24. (original)The method of claim 22, wherein a parent node is attached to said child node list of said parent node.

25. (original)The method of claim 22, wherein permutable terminals are assigned equivalent node names.

26. (original)The method of claim 25, wherein said child node list comprises a list of fanin terminals of said parent node.

27. (currently amended)The method of claim ~~35~~ 22, wherein said child node list comprises a list of fanout terminals of said parent node.

28. (original)The method of claim 22, wherein said sorting comprises a lexical sorting.

29. (original)The method of claim 23, wherein when comparing nodes in said list of pattern nodes are matched against nodes in said child node list according to said nodes' order in said list of pattern nodes and said child node list.

30. (original)The method of claim 29, wherein said nodes are considered matched if said nodes have the same identification name.

31. (original)The method of claim 30, wherein said identification name comprises at least a terminal name.

32. (original)The method of claim 30, wherein a report indicating failure is generated of nodes are mismatched.

33-38. (canceled).

39. (currently amended)~~The~~—A computer program product including computer-readable media with instructions to enable a computer to implement a process for ~~of claim 34,~~

a) identifying a pattern correspondence element in a pattern instance;

b) building a pattern tree corresponding to the pattern instance;

c) defining a list of candidate design correspondence elements in a design instance of the IC,
wherein rare design correspondence elements are chosen for comparison at a higher priority; and

d) iteratively, for each design correspondence element in said list of candidate design correspondence elements, comparing each rank in a tree representation of said design instance built around said each design correspondence element with corresponding rank in said pattern tree.

40-43. (canceled).

44. (currently amended) The computer program product of claim ~~34~~ 39, wherein the pattern tree is built using a sub-process comprising:

- a) iteratively, for each node starting from said pattern correspondence element building a child node list;
- b) for each node in said child node list, setting a rank level of said each node; and
- c) sorting said child node list.

45. (original)The computer program product of claim 44, wherein a parent node is attached to said child node list of said parent node.

46. (original)The computer program product of claim 45, wherein said child node list comprises a list of fanin terminals.

47. (original)The computer program product of claim 44, wherein said fanin terminals comprise a list of input terminals.

48. (original)The computer program product of claim 45, wherein said child node list comprises a list of fanout terminals.

49. (original)The computer program product of claim 48, wherein said fanout terminals comprise a list of output terminals.

50. (original)The computer program product of claim 44, wherein said rank level is a number of terminal steps from said pattern correspondence element to a node having the rank.

51. (original)The computer program product of claim 50, wherein said terminals include at least one of fanin terminals and fanout terminals.

52. (original)The computer program product of claim 44, wherein said rank level is set to a rank level of a parent node of said child node list incremented by one.

53. (original)The computer program product of claim 54, wherein said rank level of the root of said pattern tree is set to zero.

54. (original)The computer program product of claim 52, wherein said sorting comprises a lexical sorting.

55. (currently amended)The computer program product of claim ~~40~~ 39, wherein the comparing is performed using a sub-process comprising:

- a) selecting a rank from the tree representation of said design instance to be matched;
- b) iteratively, for each node with the selected rank building a child node list;
- c) sorting said child node list;
- d) building a list of pattern nodes with the selected rank;
- e) matching between said list of pattern nodes and said child node list; and,
- f) repeating said steps a) through e) for all ranks in said design instance.

56. (original)The computer program product of claim 55, wherein said child node list comprises terminals of said design instance.

57. (original)The computer program product of claim 55, wherein a parent node is attached to said child node list of said parent node.

AMENDMENT UNDER 37 C.F.R. § 1.111
U.S. APPLICATION NO. 10/783,091
ATTORNEY DOCKET NO. Q74354

58. (original)The computer program product of claim 55, wherein permutable terminals are assigned equivalent node names.

59. (original)The computer program product of claim 58, wherein said child node list comprises a list of fanin terminals of said parent node.

60. (original)The computer program product of claim 59, wherein said child node list comprises a list of fanout terminals of said parent node.

61. (original)The computer program product of claim 55, wherein said sorting comprises a lexical sorting.

62. (original)The computer program product of claim 56, wherein when comparing nodes in said list of pattern nodes are matched against nodes in said child node list according to said nodes' order in said list of pattern nodes and said child node list.

63. (original)The computer program product of claim 62, wherein said nodes are considered matched if said nodes have the same identification name.

64. (original)The computer program product of claim 63, wherein said identification name comprises at least a terminal name.

65. (original)The computer program product of claim 63, wherein a report indicating failure is generated if nodes are mismatched.

66-71. (canceled).

72. (currently amended)~~The~~ A system for recognizing a pattern in a RTL description of an integrated circuit (IC) design, comprising:

a compiler adapted to generate a pattern instance and a design instance;

a correspondence element identifier adapted to identify correspondence element in the pattern instance and the design instance, wherein rare design correspondence elements are chosen for comparison at a higher priority;

a tree generator to generate a pattern tree and a tree representing the design instance around the correspondence element; and

a comparison unit adapted to iteratively compare rank in the tree representation of said design instance corresponding rank in said pattern tree.

73-76. (canceled).